

# Agilent Soft Touch Midbus Probe

**User's Guide** 



**Agilent Technologies** 

# Notices

© Agilent Technologies, Inc. 2007

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Agilent Technologies, Inc. as governed by United States and international copyright laws.

#### **Trademarks**

Windows 2000<sup>®</sup>, Windows XP<sup>®</sup>, and Microsoft .NET Framework 1.1<sup>®</sup> are U.S. registered trademarks of Microsoft Corporation.

### **Installation Guides**

You can find the installation guides for different components of the product on the product CD. Agilent recommends you to do not switch on the instrument before you have understood all the applicable installation instructions and have met all the installation prerequisites.

### Where to find more information

You can find more information about Midbus Probe from the following link:

http://www.agilent.com/find/E2960\_seri es

For further assistance, you can search for a local contact on the following link:

http://www.agilent.com/find/assist

#### Warranty

The material contained in this document is provided "as is," and is subject to being changed, without notice, in future editions. Further, to the maximum extent permitted by applicable law, Agilent disclaims all warranties, either express or implied, with regard to this manual and any information contained herein, including but not limited to the implied warranties of merchantability and fitness for a particular purpose. Agilent shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein. Should Agilent and the user have a separate written agreement with warranty terms covering the material in this document that conflict with these terms, the warranty terms in the separate agreement shall control.

### **Technology Licenses**

The hardware and/or software described in this document are furnished under a license and may be used or copied only in accordance with the terms of such license.

## **Restricted Rights Legend**

If software is for use in the performance of a U.S. Government prime contract or subcontract. Software is delivered and licensed as "Commercial computer software" as defined in DFAR 252.227-7014 (June 1995), or as a "commercial item" as defined in FAR 2.101(a) or as "Restricted computer software" as defined in FAR 52.227-19 (June 1987) or any equivalent agency regulation or contract clause. Use, duplication or disclosure of Software is subject to Agilent Technologies' standard commercial license terms, and non-DOD Departments and Agencies of the U.S. Government will receive no greater than Restricted Rights as defined in FAR 52.227-19(c)(1-2) (June 1987). U.S. Government users will receive no greater than Limited Rights as defined in FAR 52.227-14

(June 1987) or DFAR 252.227-7015 (b)(2) (November 1995), as applicable in any technical data.

#### **Safety Notices**

### CAUTION

A **CAUTION** notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a **CAUTION** notice until the indicated conditions are fully understood and met.

## WARNING

A WARNING notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in personal injury or death. Do not proceed beyond a WARNING notice until the indicated conditions are fully understood and met.

### **Safety Symbols on Instruments**



Indicates warning or caution. If you see this symbol on a product, you must refer to the manuals for specific Warning or Caution information to avoid personal injury or damage to the product.



Frame or chassis ground terminal. Typically connects to the equipment's metal frame.



Indicates hazardous voltages and potential for electrical shock.



Indicates that antistatic precautions should be taken.



Indicates hot surface. Please do not touch.



Indicates laser radiation turned on.



CSA is the Canadian certification mark to demonstrate compliance with the Safety requirements.




CE compliance marking to the EU Safety and EMC Directives.

ISM GRP-1A classification according to the international EMC standard.

ICES/NMB-001 compliance marking to the Canadian EMC standard.

### **Environmental Information**



### **Printing History**

Agilent Technologies, Inc. can issue revisions between the product releases to reflect the latest and correct information in the guide. Agilent Technologies, Inc. also reserves its right to not issue a new edition of the guide for every system release.

The name of the guide and its part number are:

Manual Name: Agilent Soft Touch Midbus Probe - User's Guide

Manual Part Number: E4241-91010

The edition number of the guide, publishing time of the guide, and applicable release number of the product are given in the following table.

Edition	Published	Applicable Release
2	April, 2007	6.4

**Printed In Germany** 

Agilent Technologies Herrenberger Strasse 130 D-71034 Boeblingen, Germany

# **Contents**

### **1** Introduction

Objectives 8 Overview and Configuration Support 9 Installation Instructions 10 Specifications 12 Reference clock 13

### 2 Mechanical Design

Footprint dimensions and specifications15Connecting the Retention Module17N5311 Midbus Interposer Card21Reference clock23Reference clock header23

### **3** Electrical Design

Midbus 2.0 26	
Load Models	29
Probing Options	32
Reference Clock	42

#### Index

Agilent Midbus Probe User Guide

# 1 Introduction

Objectives 8 Overview and Configuration Support 9 Installation Instructions 10 Specifications 12 Reference clock 13

This chapter introduces you to Agilent midbus 2.0 series of probes using soft touch technology. It also provides information on configuration support for it.



# **Objectives**

The Agilent midbus 2.0 series of probes using soft touch technology are specially designed to provide support for up to 16 channel probing solutions.

To integrate a midbus probe, a midbus probe footprint must be designed into the target board. A 3 pin header must also be designed into the target board if it is required to supply a reference clock to the protocol analyzer. This document is intended to provide information needed by platform and system design teams for integration of midbus 2.0 into their designs. It provides a mechanical and electrical solution space for Midbus Probe placement with the PCI Express bus.

Although information on PCI Express topology and specifications will be given, this document is not intended to take the place of other PCI Express design documentation. It is assumed that a design team utilizing this document for their design constraints will validate their designs through pre and post route electrical simulation and keep-out volume analysis.

#### Nomenclature

- N4241A refers to midbus 2.0 straight bi-directional x8 for PCIe 5 Gb/s.
- N4242A refers to midbus 2.0 swizzled x16 for PCIe 5Gb/s.
- N4243A refers to midbus 2.0 split x4 for PCIe 5Gb/s.
- Midbus connection, midbus probe, and midbus footprint refer to the Agilent midbus 2.0 footprint connector (N4241A/ N4242A/ N4243A) PCI Express compression cable set.
- "channel" refers to either an upstream differential pair OR downstream differential pair for a given lane. In other words, a "channel" refers to either a transmit-differential pair OR a receive-differential pair for a given lane.

### **Retention modules:**

One kit of 5 retention modules is supplied with each N4241A, N4242A, and N4243A probes.

Additional kits for them can be ordered by using Agilent part number N4241-68702 (PI:600-0195-00).

For larger quantities, please contact Precision Interconnect at: 10025 SW Freeman Ct., Wilsonville, OK 97070 (503-685-9300). http://www.precisionint.com



# **Overview and Configuration Support**





#### Link configuration support

The midbus 2.0 offers a number of different probing options for different applications. The platform designer has the flexibility to configure a probing solution that best meets the needs of the system. With midbus 2.0 offering upto 16 channel probing solutions, the following configurations may be made\*:

- Upstream and downstream channels of one x8 link.
- Upstream or downstream channels of one x16 link.
- Upstream or downstream channels of up to four x4, x2, or x1 links.

\* As long as the Midbus Probe placement within the system requirements are met. System designers should verify that their system requirements are supported by the midbus 2.0 by contacting Agilent Technologies directly.

### NOTE

Other combinations may be available. Contact Agilent Technologies for the latest support configurations.



# **Installation Instructions**

- First solder and secure the retention module onto the device under test (DUT) on two sides of the midbus probe footprint.
- Select the midbus cable (straight, swizzle or split) that best suits the design. Connect the wide connector of midbus to the Protocol Analyzer module and tighten the thumbscrews.
- Identify the white bullet on the probe label indicating pin 1 as seen in Figure 1. Align it to the pin 1 on the layout board. (While designing the layout make sure pin 1 is defined and marked.) A vertically aligned probe is shown in the Figure 2.
- Slide the probe into the retention module and gently tighten the thumbscrews located at the top of the midbus probe head. A screwdriver may be used to ensure that there is a secure connection. The thumbscrews should be tightened to a snug fit but do not over tighten.



Figure 2 midbus aligned over back plane





• Finally, if an external reference clock is to be supplied to protocol analyzer, connect the external clock cable (of the midbus) to the reference clock header on the target board.



# **Specifications**

## CAUTION

Please read the specifications stated below carefully before setting up the design for midbus.

### **Probe Inputs:**

• Input Voltage: 25V max or 3V rms into 250 Ohms.

#### **Temperature:**

- Operating 0 to 40 Deg C with 200 linear feet per minute airflow.
- Storage -40 to 70 Deg C.

### **Humidity:**

• Operating 15% to 95% non condensing.

#### Altitude:

• Operating: to 3000 meters (10000 ft).

#### Airflow:

- For a single probe with no heat sources within 1 inch, 140 linear feet per minute of air flow is required.
- For two probes, placed side by side with minimum spacing and no other heat sources within 1 inch, 200 linear feet per minute of air flow is required.



# **Reference clock**

For many solution setups an external reference clock is not required. However, if any of the following cases are true then an external reference clock must be supplied for each PCI Express clock domain for which the case applies.

• When the midbus probe is used with a system that supports Spread Spectrum Clocking (SSC) on the reference clock to all the PCI Express agents and the SSC can not be disabled

• When testing must be done with SSC enabled, because a problem does not manifest with SSC disabled.

• If the link frequency is intentionally margin tested outside the standard  $\pm 300$  ppm tolerance.

NOTE

This is more restrictive than the PCI Express standard of  $\pm 300$  ppm, but must be considered. For more information, contact Agilent Technologies directly.

The reference clock can be a dedicated clock, in which case appropriate terminators must be provided on the board. Alternately, the signals may be a tap off an existing clock, since the probes are designed to not significantly load the signals. Note that if the reference clock signal is series/source terminated then the position of the tap point must be at the far end of the line. However, this needs to be verified by the system platform designers to verify proper functionality. See reference clock model (Figure 19) for more information.



# 2 Mechanical Design

Footprint dimensions and specifications 15 Connecting the Retention Module 17 N5311 Midbus Interposer Card 21 Reference clock 23


This section contains information on mechanical design of the Midbus Probe and the reference clock pin header. It also provides details on footprint dimensions, keep-out volumes, and part numbers.


# Footprint dimensions and specifications

Please ensure the following pre-requisites are met for the design:

- Solder mask must not extend above the pad height for a distance of .005 inches from the pad.
- Via-in-pad is allowed if the vias are filled level with the pad or the via hole size is less that .005 inches.
- Permissible surface finishes on pads are HASL, immersion silver, or gold over nickel. The height of the pads contacted by the probe must be within +/- .007 inches of the bottom surface of the retention module.

The midbus probe 2.0 footprint, that needs to be designed into the target board can be observed in Figure 3. The figure displays the detailed layout dimensions for the footprint. Notice that the connector has 50 pins.








Figure 4 Detail A: detailed view of a pad.

Figure 4 displays detailed view of a pad with geometrical information on it.

# **Connecting the Retention Module**

The retention module helps to connect midbus probe to the device under test (DUT). To achieve this, the retention module must be soldered onto the DUT. After this is done, the probe can be easily plugged into this retention module.

Figure 5 displays the dimensions of the midbus probe, which is plugged into the retention module.




Figure 5 Midbus probe plugged into the retention module .

Figure 6 displays the retention module.








Figure 7 shows the dimensions of the retention module from different views.









Figure 7 Dimensions of the Retention Module and its Parts

# N5311 Midbus Interposer Card

The *N5311 Midbus Interposer* card provides the ability to capture the traffic between the two components when footprints are not available.

Figure 8 displays the dimensions of N5311 in millimeters (mm). The *lower connector* varies depending on the link width (x1, x4, x8, or x16). Also, the *retention module* on the right is only available for x16.





Depending on the type of midbus probe, the N5311 Midbus Interposer card is available in the following flavors:

- For N4241A Midbus Probe:
  - N5311-66401 (x1 Midbus Interposer)
  - N5311-66404 (x4 Midbus Interposer)
  - N5311-66408 (*x8 Midbus Interposer*)
  - **N5311-66426** (*x16 Midbus Interposer*). With this flavor of midbus interposer, maximum two N4241A midbus probes can be connected. This midbus interposer card routes one direction on each retention module (Figure 9).




Figure 9 N5311-66426 Midbus Interposer Card

- For N4242A Midbus Probe:
  - N5311-66416 (*x16 Midbus Interposer*). With this flavor of midbus interposer, only one N4242A Probes can be connected. This midbus interposer card routes lane 0 ... 7, bi-directional to the retention module on the left and lane 8...15, bi-directional to the retention module on the right (Figure 10).




Figure 10 N5311-66416 Midbus Interposer Card

# **Reference clock**

### **Reference clock header**

A 3-pin header (1 by 3, 0.05 inch center spacing) will provide the connection for reference clock to the midbus. A small high impedance clock probe will connect to this header to the midbus. Note that an individual reference lock header is required for each PCI Express clock domain on the system.

The following are recommended part numbers for through-hole and surface mount versions of the 3-pin header for reference clock:

• Through-hole:

Samtec\* TMS-103-02-S-S

• Surface mount:

GND or N/C

REFCLKn

Samtec\* FTR-103-02-S-S

Signal		Pin Nu	mber	
REFCLKp		1 (or 3)	•	

2

3 (or 1)\*

Table 1	Reference	clock	header	pinout
---------	-----------	-------	--------	--------

\* The probe can be plugged onto the pin header in either orientation.

#### **Reference clock probe keep-out volume**

Keep-out volumes for the reference clock probes are given in Figure 11. The pin headers reside symmetrically within the keep-out volume on the target system. For more specific information on keep-out volumes for particular solutions please contact Agilent Technologies.




Figure 11 Reference clock probe keep-out volume


# 3 Electrical Design


Midbus 2.0 26 Probing Options 32 Reference Clock 42

This section contains electrical design details and reference clock pin header of the midbus 2.0 series of probes using soft touch technology. These details include analyzer eye requirement definition, system impact due to midbus probe presence, midbus routing suggestions, load models, and pin assignments.

## Midbus 2.0

Logical probing of the PCI Express bus is achieved through tapping a small amount of energy off the probed signals and channeling this energy to the logic analyzer. In order to avoid excessive loading conditions, the use of tip resistors, or isolation resistors, is employed. These relatively high impedance tip resistors enable the logic analyzer to sample bus traffic without significantly loading the probed signals. A high-level block diagram of a generic PCI Express bus with a logic analyzer interface is given in Figure 12. Note that this would be repeated for each differential pair within a PCI Express link.





#### Midbus placement within system topology

In order for the analyzer to reliably capture logical transactions on the bus, adequate signal eye must be made available to the midbus. It is incumbent upon the platform designers to ensure that sufficient signal eye is available to the midbus while the midbus load is in place so that proper signal capture can be performed. This must be verified via electrical simulation utilizing the load model provided in Figure 16.

The eye requirements are measured by eye height and eye width, forming a diamond shape. These requirements are described pictorially in Figure 13.






Table 2 details the specific eye requirements for Agilent Technologies. Address questions to Agilent Technologies for the most current eye requirements.

	Agilent Technologies Specification
Min. eye height at midbus pad <sup>1</sup>	60 mV
Min. eye width at midbus pad	0.6 UI (120 ps at midbus footprint), i.e. Jitter tolerance of 0.4 UI
Length matching requirements of the P/N sides of the differential pairs <sup>2</sup>	±5 mil
Length matching requirements -pair to pair	same as PCI Express specification

# Table 2 PCI Express midbus footprint placement interconnect specification

1 Measured in differential units, e.g. Vppdiff =  $|2^{*}(Vp - Vn)|$ 


2 Interconnect must length match  $\pm 5$  mils from source to midbus footprint pad for each polarity of the differential pair.


The eye characteristics given in Table 2 must be maintained for all probed channels, regardless of direction. Overall, these midbus placement specifications limit the electrical distance between the driver pin and the midbus attach point. Conceivably, probing both directions in lanes of a long PCI Express link may require two separate footprints and midbus assemblies, while probing both directions of relatively short links may be accomplished with one midbus. Regardless of implementation, refer to usage restrictions as listed in the "Overview and Configuration Support" section. The same midbus eye requirements exist for all links substrates (e.g. FR4, cables, etc.).


An additional constraint on midbus footprint placement involves the relative location of the AC coupling capacitors. The capacitors may be placed either between the driver and midbus, or between the midbus and receiver, as long as both capacitors of a differential pair are placed in the same fashion. Other pairs within a link do not need to maintain this capacitor placement configuration.


# Routing considerations near/through PCI Express midbus footprint

Agilent will provide detailed information on routing and design considerations at a later date. Figure 8 presents suggested routing for footprint negotiation in the case of surface (microstrip) routing when this routing is on the same side of the board as midbus.









Probing inner layer signal traces

Figure 15 Inner layer and secondary side routing (surface layer opposite of midbus)

### **Load Models**

#### **Agilent Technologies\* Load Model**

The Agilent Technologies load model for the midbus is given in Figure 10. This model is subject to change. For the most current models, it is recommended that the platform designer contact Agilent Technologies directly.




Figure 16 Load model for midbus probe

#### **PCI Express midbus pin assignments**

There is flexibility in the arrangement and layout of the midbus footprint. Agilent will provide configuration of the midbus to support the following midbus layouts. There is a detailed view of these connections below.

The pinout for the PCI Express midbus is given in "Full-size midbus pin assignment, General PCI Express midbus pinout," Table 3. It is imperative that designers understand there is some freedom associated with the pin/signal assignment relationship. These notes are given here:

Footprint channel vs.lane/link designations	<ul> <li>Channel = either an upstream OR downstream differential pair for a given lane</li> <li>C<letter> = the designator for a Channel which accepts a given differential pair of signals</letter></li> <li>C<letter> = the two signals of the differential pair.The signals within a given pair may be assigned to either p or n regardless of polarity</letter></li> </ul>
--	--

General rules for signal pair assignment	The differential pairs that make up the PCI Express links must be assigned to specific pins of the footprint. However, there is some freedom in this pair assignment in order to minimize routing constraints on the platform. Additionally, note that the channel to footprint assignment configuration is closely related to the "direction" of the probed link. More specifically, a bi-directional pin assignment is different from a unidirectional pin assignment. See the following tables contained in this section for more information.
---	---

# **Probing Options**

The PCI Express Gen2 analyzer offers three different probing options for different applications to suit different footprints on the DUT.

#### Full-size midbus pin assignment

In this section you will learn about full-size midbus pin assignment for:

- General
- Straight
- Swizzled x16
- Split x4

# General

Pin #	Signal Name	Pin #	Signal Name
		G1	GND
2	GND	1	САр
4	СВр	3	CAn
6	CBn	5	GND
8	GND	7	ССр
10	CDp	9	CCn
12	CDn	11	GND
14	GND	13	СЕр
16	СГр	15	CEn
18	CFn	17	GND
20	GND	19	CGp
22	СНр	21	CGn
24	CHn	23	GND
26	GND	25	Clp
28	CJp	27	CIn
30	CJn	29	GND
32	GND	31	СКр
34	CLp	33	CKn
36	CLn	35	GND
38	GND	37	СМр
40	CNp	39	CMn
42	CNn	41	GND
44	GND	43	СРр
46	СОр	45	CPn
48	CQn	47	GND
G2	GND		

 Table 3
 General PCI Express midbus pinout

# Straight

This type of probe connects all 16 differential pairs of one probe head to one I/O module. In case of a uni-directional pin configuration it can be used to probe a single direction of a x1...x16 link (see Table 4), and in case of bi-directional configuration it can be used to probe both directions of a x1...x8 link (see Table 5).

#### NOTE

The midbus probe cable comes with two wires: *brown* and *yellow*. Out of these wires, only *brown* cable is supported for applying external clock.

Pin #	Signal Name	Pin #	Signal Name
		G1	GND
2	GND	1	COp
4	C1p	3	COn
6	C1n	5	GND
8	GND	7	C2p
10	СЗр	9	C2n
12	C3n	11	GND
14	GND	13	C4p
16	C5p	15	C4n
18	C5n	17	GND
20	GND	19	Сбр
22	C7p	21	C6n
24	C7n	23	GND
26	GND	25	C8p
28	С9р	27	C8n
30	C9n	29	GND
32	GND	31	C10p
34	C11p	33	C10n
36	C11n	35	GND
38	GND	37	C12p

#### Table 4 x16 (standard) PCI Express midbus pinout<sup>1, 2, 3,4</sup>

40	C13p	39	C12n
42	C13n	41	GND
44	GND	43	C14p
46	С15р	45	C14n
48	C15n	47	GND
G2	GND		

 Table 4
 x16 (standard) PCI Express midbus pinout<sup>1, 2, 3,4</sup>

<sup>1</sup> Polarity (p and n) of each differential pair may be swapped.

- <sup>2</sup> This configuration can only probe either upstream 16 channels OR 16 downstream channels with one midbus. Please see Table 5 for a configuration that supports interleaved x16 traffic amongst two midbus footprints.
- <sup>3</sup> Entire link assignment may be reversed in midbus. For example, channel 0 may be swapped in above table with channel 15, channel 1 with channel 14, etc. If swapping upstream, must also swap downstream (and vice versa).
- <sup>4</sup> Analyzer supports probing of one link with smaller link width (x1, x2, x4, x8) on natural lane boundaries, e.g. a x4 link can be probed on lanes 0...3, 4...7, 8...11 or 12...15

Pin #	Signal Name	Pin #	Signal Name
		G1	GND
2	GND	1	COp- Upstream
4	C0p- Downstream	3	COn- Upstream
6	C0n- Downstream	5	GND
8	GND	7	C1p- Upstream
10	C1p- Downstream	9	C1n- Upstream
12	C1n- Downstream	11	GND
14	GND	13	C2p- Upstream
16	C2p- Downstream	15	C2n- Upstream
18	C2n- Downstream	17	GND
20	GND	19	C3p- Upstream
22	C3p- Downstream	21	C3n- Upstream
24	C3n- Downstream	23	GND
26	GND	25	C4p- Upstream
28	C4p- Downstream	27	C4n- Upstream

 Table 5
 x8 (straight, bi-directional) specific PCI Express midbus pinout<sup>1, 2, 3, 4, 5</sup>

30	C4n- Downstream	29	GND
32	GND	31	C5p- Upstream
34	C5p- Downstream	33	C5n- Upstream
36	C5n- Downstream	35	GND
38	GND	37	C6p- Upstream
40	C6p- Downstream	39	C6n- Upstream
42	C6n- Downstream	41	GND
44	GND	43	C7p- Upstream
46	C7p- Downstream	45	C7n- Upstream
48	C7n- Downstream	47	GND
G2	GND		

 Table 5
 x8 (straight, bi-directional) specific PCI Express midbus pinout<sup>1, 2, 3, 4, 5</sup>

<sup>1</sup> Polarity (p and n) of each differential pair may be swapped.

<sup>2</sup> Can probe upstream 8 channels AND downstream 8 channels with one midbus.

- <sup>3</sup> Entire link assignment may be reversed in midbus. For example, channel 0-upstream may be swapped in above table with channel 7-upstream, channel 1-upstream with channel 6-upstream, etc. If swapping upstream, must also swap downstream (and vice versa).
- <sup>4</sup> Upstream and downstream pin assignments may be swapped. For example, channel 0-upstream may be swapped with channel 0-downstream, etc. Note that if one channel of upstream swapped with downstream, all channels upstream and downstream channels must be swapped.
- <sup>5</sup>Analyzer supports probing of one bi-directional link with smaller link width (x1, x2, x4) on natural lane boundaries, e.g. a x4 link can be probed on lanes 0...3 or 4...7

### Swizzled x16

This type of probe is used in cases where a x16 link is split up onto two footprints in such a way that lanes 0...7 of both directions are on one footprint and lanes 8...15 of both directions are on the other. The swizzled probe connects two probe heads to two I/O modules in a way that each of the I/O modules receives all 16 channels of one direction.

Figure 17 displays a N4242A swizzled x16 midbus probe cable.




Figure 17 N4242A Swizzled x16 Midbus Probe

#### NOTE

The midbus probe cable comes with two wires: *brown* and *yellow*. Out of these wires, only *brown* cable is supported for applying external clock.

The probe heads are labeled Lane 0 ...7, both directions and Lane 8 ...15, both directions. The Lane 0 ...7, both directions probe head must be plugged into the footprint that carries lanes 0...7, whereas the Lane 8 ...15, both directions probe head must be plugged into the footprint that carries lanes 8...15 (Table 6).

Midbus footprint for lanes 8...15

#### Table 6 Swizzled x16 PCI Express midbus pinout<sup>1, 2, 3, 4, 5</sup>

Midbus Footprint for lanes 0...7

Pin #

2

4

6

8

10

12

14

16

18

20

22

24

26

28

30

32

34

36

**Signal Name** Pin # **Signal Name** Pin **Signal Name** Pin # **Signal Name** # G1 GND G1 GND 2 1 GND 1 COp- Upstream GND C8p- Upstream 3 4 3 COp- Downstream COn- Upstream C8p- Downstream C8n- Upstream COn- Downstream 5 GND 6 C8n- Downstream 5 GND 7 7 8 GND C1p- Upstream GND C9p- Upstream 9 10 9 C1p- Downstream C1n- Upstream C9p- Downstream C9n- Upstream C1n- Downstream 11 GND 12 C9n- Downstream 11 GND GND 13 14 GND 13 C10p- Upstream C2p- Upstream C2p- Downstream 15 C2n- Upstream 16 C10p- Downstream 15 C10n- Upstream 17 GND 17 GND C2n- Downstream 18 C10n- Downstream GND 19 20 GND 19 C3p- Upstream C11p- Upstream C3p- Downstream 21 C3n- Upstream 22 C11p- Downstream 21 C11n- Upstream C3n- Downstream 23 GND 24 C11n- Downstream 23 GND GND 25 26 GND 25 C4p- Upstream C12p- Upstream C4p- Downstream 27 C4n- Upstream 28 C12p- Downstream 27 C12n- Upstream C4n- Downstream 29 GND 30 C12n- Downstream 29 GND GND 31 C5p- Upstream 32 GND 31 C13p- Upstream 33 33 C5p- Downstream C5n- Upstream 34 C13p- Downstream C13n- Upstream

36

C13n- Downstream

35

C5n- Downstream

35

GND

GND

Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name
38	GND	37	C6p- Upstream	38	GND	37	C14p- Upstream
40	C6p- Downstream	39	C6n- Upstream	40	C14p- Downstream	39	C14n- Upstream
42	C6n- Downstream	41		42	C14n- Downstream	41	GND
44	GND	43	C7p- Upstream	44	GND	43	C15p- Upstream
46	C7p- Downstream	45	C7n- Upstream	46	C15p- Downstream	45	C15n- Upstream
48	C7n- Downstream	47	GND	48	C15n- Downstream	47	GND
G2	GND			G2			

### Table 6 Swizzled x16 PCI Express midbus pinout<sup>1, 2, 3, 4, 5</sup>

Midbus Footprint for lanes 0...7

<sup>1</sup> Polarity (p and n) of each differential pair may be swapped.

<sup>2</sup> Can probe upstream 16 channels and downstream 16 channels with swizzled x16 probe.

<sup>3</sup> Entire link assignment may be reversed in midbus. For example, channel 0-upstream may be swapped in above table with channel 7-upstream, channel 1-upstream with channel 6-upstream, etc. If swapping upstream, must also swap downstream (and vice versa) and if swapping footprint A, must also swap footprint B.

<sup>4</sup> Upstream and downstream pin assignments may be swapped. For example, channel 0-upstream may be swapped with channel 0-downstream, etc. Note that if one channel of upstream swapped with downstream, all channels upstream and downstream channels must be swapped.

<sup>5</sup> Analyzer supports probing of one bi-directional link with smaller link width (x1, x2, x4, x8) on natural lane boundaries, e.g. a x4 link can be probed on lanes 0...3, 4...7, 8...11 or 12...15

#### To use the N4242A swizzled x16 midbus probe

**1** Plug the probe head labeled **Lane 0 ...7, both directions** into the retention module carrying lane 0 to 7.

Midbus footnrint for lanes 8...15

In Figure 18, that is the retention module on the right.

2 Plug the probe head labeled Lane 8 ...15, both directions into the retention module carrying lane 8 to 15.

In Figure 18, that is the retention module on the left. Older probes might be labeled B.

#### NOTE

Older probes might be labeled **A** instead of **Lane 0** ...**7**, **both directions** and **B** instead of **Lane 8** ...**15**, **both directions**. In case you are using a probe marked **B**, then this probe must be plugged in 180 degrees rotated.




Figure 18 Connecting Swizzled x16 to Retention and I/O Modules

- **3** Plug the module connector labeled **Lane 0 ...15, upstream** into an N5306A I/O module.
- 4 Plug the module connector labeled Lane 0 ...15, downstream into a different N5306A I/O module.
- 5 In the Protocol Analyzer GUIs for both of the N5306A I/O modules, select the probe type for swizzled probes in the Hardware Setup dialog box.

Remember that one module is now capturing upstream traffic only while the other is capturing downstream traffic only. In order to view both directions in one listing, add both analyzers to a single session.

# Split x4

This type of probe is used to probe two bi-directional x1...x4 links on the same footprint simultaneously. The split x4 probe connects one probe head to two I/O modules in such a way that each I/O module analyzes one of the bi-directional links (see Table 8).

Pin #	Signal Name	Pin #	Signal Name
		G1	GND
2	GND	1	COp- Upstream1
4	COp- Downstream1	3	COn- Upstream1
6	COn- Downstream1	5	GND
8	GND	7	C1p- Upstream1
10	C1p- Downstream1	9	C1n- Upstream1
12	C1n- Downstream1	11	GND
14	GND	13	C2p- Upstream1
16	C2p- Downstream1	15	C2n- Upstream1
18	C2n- Downstream1	17	GND
20	GND	19	C3p- Upstream1
22	C3p- Downstream1	21	C3n- Upstream1
24	C3n- Downstream1	23	GND
26	GND	25	C0p- Upstream2
28	C0p- Downstream2	27	COn- Upstream2
30	COn- Downstream2	29	GND
32	GND	31	C1p- Upstream2
34	C1p- Downstream2	33	C1n- Upstream2
36	C1n- Downstream2	35	GND
38	GND	37	C2p- Upstream2
40	C2p- Downstream2	39	C2n- Upstream2
42	C2n- Downstream2	41	GND
44	GND	43	C3p- Upstream2
46	C3p- Downstream2	45	C3n- Upstream2
48	C3n- Downstream2	47	GND
G2	GND		

**Table 7**Dual x4 (bi-directional)

# **Reference Clock**

Midbus Requirement	Symbol	Min.	Max.	Comments
Differential voltage at ref clock attach point	Vppdiff	0.8 V	2 V	Vppdiff =  2*(Vrefclockp – Vrefclockn)
Reference clock frequency without SSC	f	100 MHz -300 ppm	100 MHz +300 ppm	
Reference clock frequency with SSC	f	100 MHz -0.5%	100 MHz +0%	

**Table 8**Midbus reference clock electrical requirements

If reference clock tolerance is less than  $\pm 300$  ppm, there is no need for providing reference to the midbus. If the reference clock tolerance is greater than  $\pm 300$  ppm, there is a need for providing reference (SSC) to the midbus.

#### Midbus reference clock probe load model

Load models for the reference clock probe are given in this section. System designers will be expected to perform simulations of the reference clock networks with the header and midbus load models to ensure good signal integrity of the reference clocks at the header to the midbus. The pin header parasitics may be obtained from the connector vendor.




Figure 19 Reference clock probe load model

# Index

## C

Connecting Midbus Probe, 9 Connecting the Retainer, 17

## F

Feature List for Midbus Probe, 8 Footprint dimensions and specifications, 15 Full-size midbus pin assignment, 32

### G

General, 33

# L

Link configuration support, 9 Load Models, 29

### Μ

Mechanical Design, 14 Midbus, 26 Midbus Probe, 8 Midbus reference clock probe load model, 42

# N

N5311 Midbus Interposer card, 21

# 0

Overview and Configuration Support, 9

## Ρ

pin assignments, 30 Probing Options, 32

# R

Reference Clock, 13, 23, 42 Retention Modules, 12 Routing considerations near/through PCI Express footprint, 28

## S

Soft Touch, 8 Specifications, 12 Split x4, 41 Straight, 34 Swizzled x16, 37 system topology, 26 Index

Copyright Agilent Technologies 2007 Printed in Germany April 2007

